Datasheet
数据手册 > FPGA,芯片 > Altera > 5SGXEABK2H40C2N 数据手册PDF > 5SGXEABK2H40C2N 用户编程手册 第 1/10 页
5SGXEABK2H40C2N
¥ 70185.46
百芯的价格

5SGXEABK2H40C2N 用户编程手册 - Altera

更新时间: 2024-07-21 03:30:10 (UTC+8)

5SGXEABK2H40C2N 用户编程手册

页码:/10页
下载 PDF
重新加载
下载
September 2015 Altera Corporation
ES-01034-1.7 Errata Sheet
Subscribe
© 2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS,
QUARTUS and STRATIX are Reg. U.S. Pat. & Tm. Off. and/or trademarks of Altera Corporation in the U.S. and other countries.
All other trademarks and service marks are the property of their respective holders as described at
www.altera.com/common/legal.html. Altera warrants performance of its semiconductor products to current specifications in
accordance with Altera’s standard warranty, but reserves the right to make changes to any products and services at any time
without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or
service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest
version of device specifications before relying on any published information and before placing orders for products or services.
101 Innovation Drive
San Jose, CA 95134
www.altera.com
Errata Sheet for Stratix V Devices
This errata sheet provides information about known device issues affecting Stratix
®
V
production devices.
Production Device Issues for Stratix V Devices
Table 1 lists the issues and the affected Stratix V production devices.
Table 1. Stratix V Production Device Issues (Part 1 of 2)
Issue Affected Devices Planned Fix
“JTAG Programming of 28-nm Devices” All Stratix V production devices None
“PCIe Gen2 Link Training Error When Using Hard Reset Controller” All Stratix V production devices
Software will default to
Soft Reset Controller in
Quartus II version
13.1.
“LVDS Soft-CDR and DPA Modes”
All Stratix V GX/GS/GT
production devices
None
“Receiver Detect Issue in the PCIe Hard IP”
5SGXA7, 5SGXA5, 5SGXA4,
5SGXA3, 5SGSD5, 5SGSD4,
5SGSD3, 5SGTC7, 5SGTC5
5SGXB5, 5SGXB6,
5SGSD6, 5SGSD8,
5SGXA9, 5SGXAB,
5SGXB9, 5SGXBB,
5SEE9, 5SEEB
“Partial Reconfiguration (PR) with Compression Not Supported in
Configuration via Procotol (CvP) when Encryption Disabled”
All Stratix V production devices None
“False Configuration Failure in Active Serial Multi-Device
Configuration x1 Mode”
All Stratix V production devices None
“CMU PLL Range”
All Stratix V GX and GS
production devices
None
“Production Device Supply Voltage Requirements”
All Stratix V GX and GS
production devices
None
“ATX PLL Range”
All Stratix V GX/GS/GT
production devices
For faster operation,
contact mySupport.
“Unused or Idle Clock Performance Degradation”
All Stratix V GX/GS/GT
production devices
None
“RREF Calibration Resistor Value Changed from 2k to 1.8k
All Stratix V GX/GS/GT
production devices
None
页面指南

5SGXEABK2H40C2N 数据手册 PDF

5SGXEABK2H40C2N 数据手册
Altera
72 页, 1248 KB
5SGXEABK2H40C2N 产品设计参考
Altera
50 页, 1976 KB
5SGXEABK2H40C2N 用户编程手册
Altera
10 页, 320 KB
5SGXEABK2H40C2N 应用笔记
Altera
24 页, 832 KB

5SGXEABK2H40C2 数据手册 PDF

5SGXEABK2H40C2N
数据手册
Altera
FPGA Stratix V GX 952000 Cells 28nm Technology 0.9V 1517Pin HBGA
5SGXEABK2H40C2L
数据手册
Altera
FPGA Stratix V GX 952000 Cells 28nm Technology 0.85V 1517Pin HBGA
5SGXEABK2H40C2LN
数据手册
Altera
FPGA Stratix V GX 952000 Cells 28nm Technology 0.85V 1517Pin HBGA
5SGXEABK2H40C2L
数据手册
Intel
Field Programmable Gate Array, 952000-Cell, CMOS, PBGA1517, HBGA-1517
5SGXEABK2H40C2LN
数据手册
Intel
Field Programmable Gate Array, 952000-Cell, CMOS, PBGA1517, HBGA-1517
5SGXEABK2H40C2N
数据手册
Intel
FIELD PROGRAMMABLE LOGIC DEVICE
5SGXEABK2H40C2G
用户编程手册
Intel
IC FPGA 696 I/O 1517HBGA
Datasheet 搜索
搜索
百芯智造数据库涵盖1亿多个数据手册,每天更新超过5,000个PDF文件。
在线联系我们
黄经理 - 百芯智造销售经理在线,5 分钟前
您的邮箱 *
消息 *
发送