Datasheet
数据手册 > 开发套件 > ON Semiconductor > NB6L11SMNGEVB 数据手册PDF > NB6L11SMNGEVB 产品设计参考 第 1/13 页
NB6L11SMNGEVB
¥ 3551.78
百芯的价格

NB6L11SMNGEVB 产品设计参考 - ON Semiconductor

  • 制造商:
    ON Semiconductor
  • 分类:
    开发套件
  • 封装
    -
  • 描述:
    Evaluation Board For NB6L11SMMNG Differential 1 To 2 Clock Or Data Receiver
更新时间: 2024-08-09 04:53:10 (UTC+8)

NB6L11SMNGEVB 产品设计参考

页码:/13页
下载 PDF
重新加载
下载
© Semiconductor Components Industries, LLC, 2012
April, 2012 Rev. 3
1 Publication Order Number:
EVBUM2082/D
NB6L295MNGEVB,
NB6L295MMNGEVB
NB6L295MNG/
NB6L295MMNG Evaluation
Board User's Manual
Introduction and Board Description
The NB6L295M Evaluation Board was designed to
provide a flexible and convenient platform to quickly
evaluate, characterize and verify the operation and
performance of either the NB6L295MMNG (CML) or the
NB6L295MNG (LVPECL) Dual Channel Programmable
Delay.
This evaluation board manual contains:
Information on the NB6L295M Evaluation Board
Appropriate Lab Setup
Detailed Board Features
Bill of Materials
This manual should be used in conjunction with the device
datasheet NB6L295M/D or NB6L295/D which contains full
technical details on the device specifications and operation.
The NB6L295M Evaluation Board was also designed to
accommodate a custom QFN24 socket. Therefore, some
external components were installed on the bottom side of the
board.
Board Features
On board programmable SDI circuitry minimizing
cabling, or, external SDI accessed through SMA
connectors.
Convenient and compact board layout
2.5 V or 3.3 V single or splitpower supply operation
(banana jack connectors for VCC, SMAGND and
DUTGND; Separate PLDVCC power supply for on
board PLD
CML or LVPECL differential output signals are
accessed via SMA connectors with provision for load
termination resistors
SMA connectors are provided for 1) all highspeed
differential input & (CML or LVPECL) output signals
and 2) for external SDI & control signals access
Board Layout
The evaluation board is constructed in four layers. The top
layer is the primary trace layer and is made with polyimide
material. This layer provides a highbandwidth 50 W
controlled trace impedance environment for the equal length
inputs and outputs. The second layer is a copper ground
plane.
Layer Stack
L1 Signal “High and Low Speed”
L2 SMA Ground
L3 VCC (Device positive power supply) and DUTGND
(Device negative power supply)
L4 Signal “Low Speed”
What measurements can you expect to make?
With this evaluation board, the following measurements
could be performed in single ended or differential modes of
operation.
Propagation and Programmed Delay
Output Rise and Fall Time
Frequency Performance
Jitter
VCMR Common Mode Range
http://onsemi.com
EVAL BOARD USER’S MANUAL

NB6L11SMNGEVB 数据手册 PDF

NB6L11SMNGEVB 数据手册
ON Semiconductor
10 页, 621 KB
NB6L11SMNGEVB 产品设计参考
ON Semiconductor
13 页, 570 KB
NB6L11SMNGEVB 其它数据手册
ON Semiconductor
127 页, 1996 KB
NB6L11SMNGEVB 应用笔记
ON Semiconductor
11 页, 226 KB

NB6L11 数据手册 PDF

NB6L11SMNG
数据手册
ON Semiconductor
Clock Fanout Buffer 2Out 1IN 1:2 16Pin QFN EP Tube
NB6L11DTG
数据手册
ON Semiconductor
Clock Divider, Fanout Buffer IC, 6GHz, 2Outputs, ECL, 2.375V to 3.465V, TSSOP-8
NB6L11MMNG
数据手册
ON Semiconductor
Clock Fanout Buffer 2Out 1IN 1:2 16Pin QFN EP Tube
NB6L11DG
数据手册
ON Semiconductor
Clock Fanout Buffer 2Out 1IN 1:2 8Pin SOIC N Tube
NB6L11SMNR2G
数据手册
ON Semiconductor
Clock Fanout Buffer 2Out 1IN 1:2 16Pin QFN EP T/R
NB6L11DR2G
数据手册
ON Semiconductor
Clock Fanout Buffer 2Out 1IN 1:2 8Pin SOIC N T/R
NB6L11MMNR2G
数据手册
ON Semiconductor
Clock Fanout Buffer 2Out 1IN 1:2 16Pin QFN EP T/R
NB6L11DTR2G
数据手册
ON Semiconductor
Clock Fanout Buffer 2Out 1IN 1:2 8Pin TSSOP T/R
NB6L11SMNGEVB
数据手册
ON Semiconductor
Evaluation Board For NB6L11SMMNG Differential 1 To 2 Clock Or Data Receiver
NB6L11D
数据手册
ON Semiconductor
Clock Fanout Buffer 2Out 1IN 1:2 8Pin SOIC N Tube
Datasheet 搜索
搜索
百芯智造数据库涵盖1亿多个数据手册,每天更新超过5,000个PDF文件。
在线联系我们
黄经理 - 百芯智造销售经理在线,5 分钟前
您的邮箱 *
消息 *
发送