Datasheet
数据手册 > 时钟,缓冲器,驱动器,锁相环 > NXP > MC100ES6111FAR2 数据手册PDF > MC100ES6111FAR2 应用笔记 第 1/12 页

MC100ES6111FAR2 应用笔记 - NXP

更新时间: 2024-08-14 22:17:40 (UTC+8)

MC100ES6111FAR2 应用笔记

页码:/12页
下载 PDF
重新加载
下载
MC100ES6111
Rev. 5, 07/2005
Freescale Semiconductor
Technical Data
© Freescale Semiconductor, Inc., 2005. All rights reserved.
Low Voltage 2.5/3.3 V Differential
ECL/PECL/HSTL Fanout Buffer
The MC100ES6111 is a bipolar monolithic differential clock fanout buffer.
Designed for most demanding clock distribution systems, the MC100ES6111
supports various applications that require distribution of precisely aligned
differential clock signals. Using SiGe:C technology and a fully differential
architecture, the device offers very low skew outputs and superior digital signal
characteristics. Target applications for this clock driver is high performance clock
distribution in computing, networking and telecommunication systems.
Features
1:10 differential clock distribution
35 ps maximum device skew
Fully differential architecture from input to all outputs
SiGe:C technology supports near-zero output skew
Supports DC to 2.7 GHz operation of clock or data signals
ECL/PECL compatible differential clock outputs
ECL/PECL/HSTL compatible differential clock inputs
Single 3.3 V, –3.3 V, 2.5 V or –2.5 V supply
Standard 32-lead LQFP package
32-lead Pb-free package available
Industrial temperature range
Pin and function compatible to the MC100EP111
Functional Description
The MC100ES6111 is designed for low skew clock distribution systems and supports clock frequencies up to 2.7 GHz. The
device accepts two clock sources. The CLKA input can be driven by ECL or PECL compatible signals, the CLKB input accepts
HSTL compatible signals. The selected input signal is distributed to 10 identical, differential ECL/PECL outputs. If V
BB
is con-
nected to the CLKA input and bypassed to GND by a 10 nF capacitor, the MC100ES6111 can be driven by single-ended ECL/
PECL signals utilizing the V
BB
bias voltage output.
In order to meet the tight skew specification of the device, both outputs of a differential output pair should be terminated, even
if only one output is used. In the case where not all ten outputs are used, the output pairs on the same package side as the parts
being used on that side should be terminated.
The MC100ES6111 can be operated from a single 3.3 V or 2.5 V supply. As most other ECL compatible devices, the
MC100ES6111 supports positive (PECL) and negative (ECL) supplies. The MC100ES6111 is pin and function compatible to the
MC100EP111.
MC100ES6111
LOW-VOLTAGE 1:10 DIFFERENTIAL
ECL/PECL/HSTL
CLOCK FANOUT DRIVER
FA SUFFIX
32-LEAD LQFP PACKAGE
CASE 873A-04
AC SUFFIX
32-LEAD LQFP PACKAGE
Pb-FREE PACKAGE
CASE 873A-04
页面指南

MC100ES6111FAR2 数据手册 PDF

MC100ES6111FAR2 应用笔记
NXP
12 页, 308 KB

MC100ES6111 数据手册 PDF

MC100ES6111
其它数据手册
Motorola
Low Voltage 2.5/3.3V Differential ECL/PECL/HSTL Fanout Buffer
MC100ES6111ACR2
数据手册
Integrated Device Technology
Clock Multiplexer 10Out 2IN 1:10 32Pin TQFP T/R
MC100ES6111AC
数据手册
Integrated Device Technology
Clock Driver 2IN ECL/PECL 32Pin TQFP Tray
MC100ES6111FAR2
数据手册
Freescale
IC CLK BUFFER 2:10 2.7GHz 32LQFP
MC100ES6111FA
数据手册
Integrated Device Technology
Clock Driver 2IN ECL/PECL 32Pin TQFP Tray
MC100ES6111FA
数据手册
Freescale
Clock Fanout Buffer (Distribution), Multiplexer IC 2.7GHz 32-LQFP
MC100ES6111AC
数据手册
Freescale
Clock Fanout Buffer (Distribution), Multiplexer IC 2.7GHz 32-LQFP
MC100ES6111AC
应用笔记
NXP
IC CLK BUFFER 2:10 2.7GHz 32LQFP
MC100ES6111FAR2
数据手册
Integrated Device Technology
Clock Multiplexer 10Out 32Pin LQFP T/R
MC100ES6111FAR2
应用笔记
NXP
IC CLK BUFFER 2:10 2.7GHz 32LQFP
Datasheet 搜索
搜索
百芯智造数据库涵盖1亿多个数据手册,每天更新超过5,000个PDF文件。
在线联系我们
黄经理 - 百芯智造销售经理在线,5 分钟前
您的邮箱 *
消息 *
发送